Physical and electrical characterizations of metal-oxide-semiconductor capacitors fabricated on GaAs substrates with different surface chemical treatments and Al 2 O 3 gate dielectric
Unpinned metal gate/high-GaAs capacitors: Fabrication and characterization
Fabrication of GaAs metal-oxide-semiconductor capacitors ͑MOSCAPs͒ with an unpinned interface is reported. The MOSCAP structure consists of a few monolayers of germanium grown in a molecular beam epitaxy ͑MBE͒ system in order to terminate an MBE-grown silicon-doped ͑100͒ GaAs layer. An ex situ HfO 2 high-dielectric with an equivalent oxide thickness of 12 Å was deposited by using a dc magnetron sputtering system. A midgap interface state density ͑D it ͒ of 5 ϫ 10 11 eV −1 cm −2 was measured using the high-frequency conductance technique. A rapid thermal annealing study was performed in order to examine the integrity of the gate stack at different temperatures. In addition, a forming gas anneal at 400°C appears to significantly reduce the midgap D it revealed by probing the frequency dispersion behavior of the MOSCAPs. 2,3 Furthermore, results on the fabricated enhancementmode and depletion-mode MOSFETs by the same group tend to substantiate the viability of the in-situ-deposited oxide for MOSFET applications. 4, 5 Alternatively, depletion-mode GaAs MOSFETs utilizing atomic layer deposition of an Al 2 O 3 dielectric film provide a platform for introduction of ex situ deposited high-dielectrics into GaAs MOSFET technology. 6, 7 Among the developed high-dielectrics, HfO 2 appears to be a promising candidate for replacing SiO 2 in the current mainstream silicon technology as the oxide physical thickness approaches its practical limit. Furthermore, employing HfO 2 as a non-native dielectric has enabled fabrication of Ge MOSFETs with enhanced carrier mobility. 8, 9 However, one drawback of HfO 2 is charge carrier mobility degradation due to remote Coulomb scattering. 10 It has been long believed that one can achieve an unpinned Fermi level at the oxide/ GaAs interface by employing an interfacial buffer layer such as silicon between the insulator and GaAs layers. 11 Adopting this paradigm, we have demonstrated the fabrication of MOS capacitors with a sufficiently low D it by employing an in situ termination of MBE-grown GaAs film by a very thin layer of Ge, followed by an ex situ deposition of HfO 2 dielectric. This approach eliminates the need for the in situ MBE deposition of high-dielectrics.
The inset of Fig. 1͑a͒ shows a schematic cross section of a GaAs metal-oxide-semiconductor capacitor ͑MOSCAP͒ fabricated on an n-type MBE-grown GaAs layer. The growth of GaAs and Ge films was carried out by a Varian Gen 2 UHV-MBE system. The starting n-type ͑100͒ GaAs substrates were subjected to an in situ thermal oxide desorption at 580°C. Then, a 500 nm Si-doped GaAs layer ͑ϳ5 ϫ 10 16 cm −3 ͒ was grown at ϳ560°C with a growth rate of 1 ML/s ͑monolayer per second͒. A streaky reflection high energy electron diffraction ͑RHEED͒ pattern indicates an atomically ordered and smooth GaAs surface. 12 Subsequently an in situ deposition of a 15 Å undoped Ge layer was performed at 300°C. The RHEED patterns suggest that the Ge cap layer is amorphous. Atomic force microscopy ͑AFM͒ confirms the smoothness of the surface, giving rms roughness of 2 Å. After Ge deposition, the samples were removed from the MBE chamber and immediately transferred into a reactive dc magnetron sputtering system to deposit HfO 2 layer with a physical thickness of 65 Å verified by ellipsometry. Next, a postdeposition rapid thermal annealing ͑RTA͒ step was performed at 500°C for 8 min in N 2 ambient in order to oxidize the dielectric layer, followed by a 2000 Å thick TaN metal-gate deposition. The MOS capacitor fabrication process was completed by a standard photolithography step and reactive ion etching of the TaN layer in CF 4 plasma ambient.
In order to probe the effect of the Ge interfacial buffer layer on MOSCAP characteristics, a control GaAs sample was prepared which underwent identical processing steps except the Ge cap layer deposition. Figure 1͑a͒ illustrates the capacitance-voltage ͑C-V͒ curves of two identically processed samples with and without a Ge cap layer. For the sample without the Ge cap layer, the C-V curve is approximately flat, indicating a high D it which, in turn, gives rise to the Fermi-level pinning effect, thereby causing this anomalous MOSCAP behavior. As it is apparent from Fig. 1͑a͒ , in the inversion region ͑negative gate bias regime͒ the value of minimum capacitance ͑C min ͒ for the sample without Ge in- terfacial layer is larger than that with Ge cap layer, whereas the MOSCAPs were fabricated on substrates with identical doping concentrations. According to the generic C-V circuit model for MOS structures, 13 these results imply that in the negative bias regime there exists a capacitor parallel to the substrate capacitor ͑C s ͒ which gives rise to this capacitance increase and is attributed to the interface trap capacitance ͑C it ͒ ͓see the inset of Fig. 1͑b͔͒ . The D it appears to be significantly diminished by employing a thin Ge interfacial buffer layer, resulting in normal C-V characteristics at both accumulation and inversion. A comparatively low leakage current density of 3 ϫ 10 −4 A/cm 2 was achieved at 1 V for the sample with Ge film given in Fig. 1͑b͒ . C-V hysteresis of 270 mV was observed using a bidirectional C-V sweep ͑Fig. 2͒, which implies less-than-ideal quality of our sputtered high-dielectric possibly due to the presence of charge tapping sites. Further investigation is currently under way to improve the quality of this high-dielectric.
The inset of Fig. 2 shows the D it measured using the conductance method. A standard LCR meter was used to measure conductance as a function of frequency with a signal level of 5 mV. A midgap D it of 5 ϫ 10 11 eV −1 cm −2 was evaluated from the G p ͑͒ / curve using the following expression:
where f D is a universal function of s , A is the MOSCAP area, and f p is the frequency at which G p ͑͒ / peak occurs. An equivalent oxide thickness of 12 Å was also extracted by using the NCSU CVC program. 15 Next, the frequency dispersion behavior of MOSCAPs was examined. Distortion of the 100 kHz high-frequency C-V curve from the 1 MHz curve indicates the presence of midgap interface states as shown in Fig. 3͑a͒ . It is believed that midgap interface states drastically hinder the formation of an inversion layer due to the Fermi-level pinning effect. Figure 3͑b͒ shows the C-V characteristics of the sample after a forming gas anneal at 400°C for 30 min. This annealing step appears to be effective in reducing the midgap D it . The voltage offset at the flatband due to the frequency dispersion effect was 50 mV after performing this annealing step. In order to further investigate the integrity of the gate stack during the rapid thermal annealing step, MOSCAPs were subjected to different annealing temperatures for 10 s in nitrogen ambient. In literature, Be + has been extensively reported as an appropriate p-type impurity in GaAs. However, different annealing temperatures have been reported for Be activation ranging from 700 to 850°C. 4, 16 The leakage current density has been monitored at different annealing temperatures shown in the inset of Fig. 3͑a͒ . Comparing the leakage current density of the annealed samples to that of the as-deposited samples reveals that the integrity of the gate dielectric is preserved upon performing the rapid thermal anneal at 700°C. Further work for realization of enhancementmode p-type MOSFET ͑pMOSFET͒ is currently in progress.
In summary, we have demonstrated unpinned Fermilevel GaAs MOSCAPs, accomplished by an in situ deposition of Ge cap layer onto a silicon-doped MBE-grown GaAs film. HfO 2 was deposited as the gate dielectric with an equivalent oxide thickness ͑EOT͒ of 12 Å. The D it was 5 ϫ 10 11 eV −1 cm −2 as determined by the high-frequency conductance method. A forming gas anneal can effectively miti- 
